Lecture Notes in Computer Science Commenced Publication in 1973 Founding and Former Series Editors: Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen
Editorial Board David Hutchison Lancaster University, UK Takeo Kanade Carnegie Mellon University, Pittsburgh, PA, USA Josef Kittler University of Surrey, Guildford, UK Jon M. Kleinberg Cornell University, Ithaca, NY, USA Alfred Kobsa University of California, Irvine, CA, USA Friedemann Mattern ETH Zurich, Switzerland John C. Mitchell Stanford University, CA, USA Moni Naor Weizmann Institute of Science, Rehovot, Israel Oscar Nierstrasz University of Bern, Switzerland C. Pandu Rangan Indian Institute of Technology, Madras, India Bernhard Steffen TU Dortmund University, Germany Madhu Sudan Microsoft Research, Cambridge, MA, USA Demetri Terzopoulos University of California, Los Angeles, CA, USA Doug Tygar University of California, Berkeley, CA, USA Gerhard Weikum Max-Planck Institute of Computer Science, Saarbruecken, Germany
5953
José Monteiro René van Leuken (Eds.)
Integrated Circuit and System Design Power and Timing Modeling, Optimization and Simulation 19th International Workshop, PATMOS 2009 Delft, The Netherlands, September 9-11, 2009 Revised Selected Papers
13
Volume Editors José Monteiro INESC-ID / IST, TU Lisbon 1000-029 Lisbon, Portugal E-mail:
[email protected] René van Leuken Delft University of Technology, EEMCS/MECE/CAS Mekelweg 4, H17 CAS, 2628 CD Delft, The Netherlands E-mail:
[email protected]
Library of Congress Control Number: 2009943912 CR Subject Classification (1998): J.2, B.7, B.2, B.1, B.3, B.6, B.5, B.4 LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues ISSN ISBN-10 ISBN-13
0302-9743 3-642-11801-1 Springer Berlin Heidelberg New York 978-3-642-11801-2 Springer Berlin Heidelberg New York
This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law. springer.com © Springer-Verlag Berlin Heidelberg 2010 Printed in Germany Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India Printed on acid-free paper SPIN: 12844012 06/3180 543210
Preface
Welcome to the proceedings of the 19th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2009. Over the years, PATMOS has evolved into an important European event, where researchers from both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of the upcoming generations of integrated circuits and systems. PATMOS 2009 was organized by TU Delft, The Netherlands, with sponsorship by the NIRICT Design Lab and Cadence Design Systems, and technical co-sponsorship by the IEEE. Further information about the workshop is available at http://ens.ewi.tudelft.nl/patmos09. The technical program of PATMOS 2009 contained state-of-the-art technical contributions, three invited keynotes, and a special session on SystemC-AMS Extensions. The technical program focused on timing, performance, and po